AI Chips News

Top semiconductor lab imec eyes ‘programmable’ AI chips, CEO says

semiconductor imec ai chips programmable

Top semiconductor lab imec eyes ‘programmable’ AI chips, CEO says

  • Reconfigurable chip architectures needed to avoid AI bottlenecks – imec CEO Van den hove
  • Hardware development takes too long and is too costly and risky
  • Sees future chips using programmable network-on-chip and 3D stacking

AMSTERDAM, May 19 (Reuters) – The CEO of imec, one of the world’s top semiconductor R&D firms, has said the industry needs to steer towards reconfigurable chip architectures if it wants to avoid becoming a bottleneck for the future generations of artificial intelligence.

Rapid AI algorithm innovation outpaces the current strategy of developing specific, raw-power-focused chips, leading to major drawbacks in energy, cost and hardware development speed, CEO Luc Van den hove said in a statement seen by Reuters ahead of its publication.

The Reuters Tariff Watch newsletter is your daily guide to the latest global trade and tariff news. Sign up here.

He said,

There is a huge inherent risk of stranded assets because by the time the AI hardware is finally ready, the fast-moving AI software community may have taken a different turn,

Some, like OpenAI, have taken the path of building custom chips to speed up innovation. However, such a move would be risky and uneconomical for most, Van den hove said.

The research and development firm based in Leuven, Belgium pioneers many semiconductor breakthroughs that chipmakers like TSMC (2330.TW), and Intel (INTC.O), often widely adopt years down the line.

As the AI industry moves beyond large language models to agentic AI and physical AI for medical or autonomous driving applications, Van den hove sees future chips regrouping all necessary capabilities into building blocks called supercells.

Van den hove said,

A network-on-chip will steer and reconfigure these supercells so they can be quickly adapted to the latest algorithm requirements,

This will require true three dimensional stacking, a manufacturing technique where layers of logic and memory silicon are bonded together, he added.

Belgium-based imec was a significant contributor to the advancement and refinement of 3D stacking, a technology that will be featured in TSMC’s A14 and Intel’s 18A-PT future nodes.

The R&D firm will hold its flagship conference, ITF World, on Tuesday and Wednesday in Antwerp, Belgium.

(This story has been refiled to clarify the wording in paragraph 4, and to fix attribution in paragraph 5)

READ the latest news shaping the AI Chips market at AI Chips News

Top semiconductor lab imec eyes ‘programmable’ AI chips, CEO says, source

Add comment

Follow us on LinkedIn!

Market News

🤖 aichipsnews.com – AI Chips

🔋 batteriesnews.com – Batteries

🍀 biofuelscentral.com – Biofuels

👩‍💻 datacentrecentral.com – Data Center

💧 hydrogen-central.com – Hydrogen

👁️ newsvidia.com – Nvidia

Join our weekly newsletter!

Please enable JavaScript in your browser to complete this form.

Your Header Sidebar area is currently empty. Hurry up and add some widgets.